

9/12
together, these changes increase the internal I/O bandwidth by at least a factor of 8. Four internal buses are used to route these internal I/O lines. Increasing the number of I/O lines and then splitting them in the middle greatly reduces the capacitance of each internal I/O line which in turn reduces the column access time, increasing the column access bandwidth even further.

IN THE CLAIMS:

Kindly cancel claims 1-150, without prejudice.

Kindly add the following claims:

1002807.122401

1 ~~151. (New) A synchronous integrated circuit device having a memory array which~~
2 ~~includes dynamic random access memory cells, wherein the integrated circuit device~~
3 ~~comprises:~~

4 a clock receiver to receive an external clock signal;

5 a plurality of sense amplifiers, coupled to the memory array, to sense data from
6 the dynamic random access memory cells; and

7 a plurality of input receivers to sample an operation code synchronously with
8 respect to a transition of the external clock signal, the operation code including
9 precharge information, wherein, in response to the precharge information, the plurality
10 of sense amplifiers is automatically precharged after the data is sensed.

11 152. (New) The integrated circuit device of claim 151 wherein the operation code
12 specifies a read operation, and wherein the integrated circuit device further includes a
13 plurality of output drivers to output first and second portions of the data in response to
14 the operation code specifying a read operation.

15 153. (New) The integrated circuit device of claim 152 wherein:

16 the plurality of output drivers output the first portion of the data synchronously
17 with respect to a rising edge transition of the external clock signal; and

18 the plurality of output drivers output a second portion of the data synchronously
19 with respect to a falling edge transition of the external clock signal.

20 154. (New) The integrated circuit device of claim 153 further including a delay
21 lock loop, coupled to the plurality of output drivers, to synchronize the output of the first
22 and second portions of the data with the external clock signal.

1 ~~155. (New) The integrated circuit device of claim 153 further including a plurality~~
2 of multiplexers, wherein each multiplexer of the plurality of multiplexers is coupled to an
3 output driver of the plurality of output drivers.

1 156. (New) The integrated circuit device of claim 155 wherein:
2 the plurality of multiplexers provide the first portion of the data to the plurality of
3 output drivers in response to a rising transition of the external clock signal; and
4 the plurality of multiplexers provide the second portion of the data to the plurality
5 of output drivers in response to a falling edge transition of the external clock signal.

1 157. (New) The integrated circuit device of claim 151 wherein the plurality of
2 input receivers further includes a first input receiver to sample a first bit of the operation
3 code synchronously with respect to the transition of the external clock signal, wherein
4 the precharge information is encoded in the first bit of the operation code.

1 158. (New) The integrated circuit device of claim 157 wherein the plurality of
2 input receivers further includes a second input receiver to sample a second bit of the
3 operation code synchronously with respect to the transition of the external clock signal,
4 wherein the second bit of the operation code specifies a read operation, wherein a
5 portion of the data is output from the integrated circuit device in response to the second
6 bit of the operation code specifying the read operation.

1 ~~159. (New) The integrated circuit device of claim 158 wherein the plurality of~~
2 ~~input receivers further includes a third input receiver to sample address information~~
3 ~~synchronously with respect to the external clock signal.~~

1 160. (New) The integrated circuit device of claim 151 wherein the operation code
2 includes a plurality of bits, and wherein the plurality of bits, in combination, encodes
3 information which specifies that the plurality of sense amplifiers sense the data from the
4 memory array.

161. (New) The integrated circuit device of claim 151 further including row
decoder circuitry, coupled to the memory array, to identify, in response to a row
address, a row of the memory array that stores the data to be sensed by the plurality of
sense amplifiers.

162. (New) The integrated circuit device of claim 151 further including column
decoder circuitry, coupled to the plurality of sense amplifiers, to identify, in response to
a column address, a portion of the data.

1 163. (New) The integrated circuit device of claim 151 further including a clock
2 synchronization circuit coupled to the clock receiver, wherein the clock synchronization
3 circuit includes:

4 a delay line to generate an internal clock signal, wherein the internal clock signal
5 has a delay with respect to the external clock signal; and

6 a comparator to compare the internal clock signal with the external clock signal,
7 wherein the delay of the internal clock signal is adjusted based on the comparison
8 between the internal clock signal and the external clock signal.

164. (New) The integrated circuit device of claim 163 further including a
plurality of output drivers to output first and second portions of the data in response to
the operation code specifying a read operation, wherein the clock synchronization circuit
is coupled to the plurality of output drivers to synchronize the output of the first and
second portions of the data with the internal clock signal.

165. (New) The integrated circuit device of claim 164 wherein the plurality of
input receivers samples the operation code from a plurality of external signal lines of an
external bus, wherein the external bus is used to carry, in a multiplexed format, the
operation code, and the first and second portions of the data.

1 166. (New) A synchronous integrated circuit memory device including an array of
2 memory cells, wherein the memory device comprises:
3 a clock receiver to receive an external clock signal;
4 a plurality of sense amplifiers, coupled to the array of memory cells, to sense
5 data, wherein a portion of the data is output from the memory device in response to a
6 first operation code bit specifying a read operation;
7 a first input receiver to sample the first operation code bit in response to a first
8 transition of the external clock signal;
9 a second input receiver to sample a second operation code bit in response to the
10 first transition of the external clock signal, wherein the second operation code bit
11 indicates whether precharging the plurality of sense amplifiers occurs automatically after
12 the data has been sensed; and
13 a plurality of output drivers to output the portion of the data synchronously with
14 respect to the external clock signal.

1 167. (New) The memory device of claim 166 wherein the second input receiver
2 further samples an address bit synchronously with respect to a second transition of the
3 external clock signal.

1 168. (New) The memory device of claim 166 wherein the plurality of output
2 drivers output the portion of the data onto an external bus, the external bus including a
3 plurality of external signal lines.

1 169. (New) The memory device of claim 168 wherein:

2 the first operation code bit is sampled from a first signal line of the plurality of
3 external signal lines; and

4 the second operation code bit is sampled from a second signal line of the
5 plurality of external signal lines.

1 170. (New) The memory device of claim 169 wherein the plurality of external
2 signal lines is used to carry, in a multiplexed format, address information and the portion
3 of the data.

1 171. (New) The memory device of claim 166 further including a delay locked
2 loop, coupled to the clock receiver, to generate an internal clock signal using the
3 external clock signal, wherein the plurality of output drivers output the portion of the data
4 in response to the internal clock signal.

1 172. (New) The memory device of claim 166 further including:
2 row decoder circuitry, coupled to the array of memory cells, to identify a row of
3 the array of memory cells that stores the data to be sensed by the plurality of sense
4 amplifiers; and
5 column decoder circuitry, coupled to the array of memory cells, to identify the
6 portion of the data.

1 173. (New) A method of operation of a synchronous integrated circuit memory
2 device, wherein the memory device includes an array of memory cells, wherein the
3 method of operation of the memory device comprises:

4 sampling an operation code in response to a first transition of an external clock
5 signal, wherein the operation code specifies a read operation and includes precharge
6 information;

7 sensing data in a plurality of sense amplifiers, wherein the data is output in
8 response to the operation code specifying the read operation;

9 automatically precharging the plurality of sense amplifiers in response to the
10 precharge information, wherein the plurality of sense amplifiers is automatically
11 precharged after the data is sensed; and

12 outputting the data synchronously with respect to the external clock signal.

1 174. (New) The method of claim 173 further including sampling address
2 information synchronously with respect to the external clock signal.

1 175. (New) The method of claim 174 wherein the operation code and the address
2 information are included in a request packet.

1 176. (New) The method of claim 174 wherein the operation code and the address
2 information are sampled from an external bus, wherein the external bus includes a
3 plurality of signal lines to carry the address information and the operation code in a
4 multiplexed format.

1 177. (New) The method of claim 176 wherein the data is output onto the plurality
2 of signal lines.

1 178. (New) The method of claim 173 further including:
2 selecting a row of memory cell locations in accordance with a first address
3 portion; and
4 sensing data, from the selected row of memory cell locations, in a row of sense
5 amplifiers, wherein the plurality of sense amplifiers is included in the row of sense
6 amplifiers.

1 179. (New) The method of claim 178 further including identifying the plurality of
2 sense amplifiers based on a second address portion.

1 180. (New) The method of claim 173 further including generating an internal
2 clock signal using a delay locked loop, wherein the data is output in response to the
3 internal clock signal.

1 181. (New) The method of claim 173 wherein a first portion of the data is output
2 synchronously with respect to a rising edge transition of the external clock signal, and a
3 second portion of the data is output synchronously with respect to a falling edge
4 transition of the external clock signal.

1 182. (New) A method of controlling a synchronous memory device, wherein the
2 memory device includes a plurality of sense amplifiers coupled to a memory cell array,
3 wherein the method of controlling the memory device comprises:

4 providing a first operation code to the memory device, wherein the first operation
5 code indicates that the memory device:

6 output data read from the memory cell array; and

7 precharge sense amplifiers used in reading the data from the memory cell
8 array, wherein the sense amplifiers used in reading the data are precharged
9 automatically after the data is read from the memory cell array; and
10 receiving the data from the memory device, the memory device outputting the
11 data in response to the first operation code.

1 183. (New) The method of claim 182 wherein the first operation code is included
2 in a request packet.

3 184. (New) The method of claim 182 further including providing a second
4 operation code to the memory device, wherein the second operation code instructs the
5 memory device to:

6 input data to be written to the memory cell array;

7 write the input data to the memory cell array using sense amplifiers of the
8 plurality of sense amplifiers; and

9 precharge the sense amplifiers used in writing the input data to the memory cell
array, wherein the sense amplifiers are precharged automatically after the input data is
written to the memory cell array.

1 185. (New) The method of claim 184 further including:
2 providing, to the memory device, a row address and a column address; and
3 providing a third operation code to the memory device, wherein the third
4 operation code instructs the memory device to:

5 output data read from a specified location of the memory cell array,
6 wherein the specified location is identified by the row address and the column
7 address; and

8 retaining, in at least a portion of the plurality of sense amplifiers, the data
9 read from the specified location of the memory cell array.

10 186. (New) The method of claim 182 further including:

11 providing, to the memory device, a row address and a column address; and
12 providing a second operation code to the memory device, wherein the second
13 operation code includes a plurality of bits, wherein the plurality of bits, in combination,
14 encodes information which indicates that the memory device sense data from a
15 specified location of the memory cell array using at least a portion of the plurality of
16 sense amplifiers, wherein the specified location is identified by the row address and the
17 column address.
18

1 187. (New) The method of claim 182 further including providing address
2 information to the memory device, wherein the address information is provided
3 synchronously with respect to the external clock signal.

1 188. (New) The method of claim 187 wherein the address information and the
2 first operation code are issued to the memory device via an external bus.

1 189. (New) A synchronous memory device having a memory array which
2 includes dynamic memory cells, wherein the memory device comprises:

3 a plurality of sense amplifiers, coupled to the memory array, to sense data from
4 the dynamic memory cells; and

5 a plurality of input receivers to sample an operation code synchronously with
6 respect to a transition of an external clock signal, the operation code including
7 precharge information, wherein, in response to the precharge information, the plurality
8 of sense amplifiers are automatically precharged after the data is sensed;

9 a plurality of output drivers to output first and second portions of the data in
10 response to the operation code specifying a read operation; and

11 a delay locked loop, coupled to the plurality of output drivers, to synchronize the
12 output of the first and second portions of the data with the external clock signal.

1 190. (New) The memory device of claim 189 wherein:

2 the plurality of output drivers output the first portion of the data synchronously
3 with respect to a rising edge transition of the external clock signal; and

4 the plurality of output drivers output the second portion of the data synchronously
5 with respect to a falling edge transition of the external clock signal.

1 191. (New) The memory device of claim 189 further including a plurality of
2 multiplexers, wherein each multiplexer of the plurality of multiplexers is coupled to an
3 output driver of the plurality of output drivers.

1 192. (New) The memory device of claim 191 wherein the plurality of
2 multiplexers provide the first portion of the data to the plurality of output drivers in
3 response to a rising transition of the external clock signal and the plurality of
4 multiplexers provide the second portion of the data to the plurality of output drivers in
5 response to a falling edge transition of the external clock signal

193. (New) The memory device of claim 189 wherein the plurality of input
2 receivers further includes a first input receiver to sample a first bit of the operation code
3 synchronously with respect to the transition of the external clock signal, wherein the
4 precharge information is encoded in the first bit of the operation code.

194. (New) The memory device of claim 193 wherein the plurality of input
2 receivers further includes a second input receiver to sample a second bit of the
3 operation code synchronously with respect to the transition of the external clock signal,
4 wherein an encoding of the second bit of the operation code specifies the read
5 operation.

1 195. (New) The memory device of claim 189 wherein the delay locked loop
2 includes:
3 a delay line to generate an internal clock signal, wherein the internal clock signal
4 has a delay with respect to the external clock signal; and
5 a comparator to compare the internal clock signal with the external clock signal,
6 wherein the delay of the internal clock signal is adjusted based on the comparison
7 between the internal clock signal and the external clock signal.

1002807-122101

2